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EXECUTIVE SUMMARY
Digital data streams using non-return-to-zero-level encoding
(NRZ-L) as the signalling waveform are subject to periods of no level
change. The signalling waveform with not changing levels has hnergy
content that is rich about the origin and of course does not contain
any edges in the waveform.
Proper operation of the ground station receiving such digital
data streams depends upon satisfactory bit synchronisation. Bit
synchronisers typically require a certain minimum percentage of edges
in the received signalling waveform. This requirement is not always
satisfied by NRZ-L waveformu.
The purpose of this investigative study has been to determine a
satisfactory method of providing sufficient bit transitions (edges)
in the signalling waveform for the 2 MHz data link of the Space
Shuttle High Rate Multiplexer (HRM) unit.
The system design already in existenze places several constraints
on any method used to ensure the desired bit transition density of at
least 1 bit transition in every 64 bits and at least 64 bit transitions
in every 312 bits.
These constraints are:
1. The method chosen must produce at least 1 bit
transition in every 64 bits and at least 64
transitions in every 512 bias.
2. The method chosen must not increase the present
bandwidth nor decrease the present information rate.
3. The method chosen must be compatible with the
existing BCH code.
4. The method chosen should have a minimal design
impact on the present system.
5. The method chosen must pass unaltered any data stream
whose data rate is greater than 2 MHz.
6. The method chosen should resolve the bit phase ambiguity
problem inherent in the Channel 2 return link of the KU-
Band system.
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Many methods for increasing bit transition densities in a data
stream exist. These methods have been summarized, discussed in detail
and ccapared one against another and against the constraints mentioned
above.
These methods include use of alternate Pulse Code Modulation (PCM)
waveforms, data stream modification by insertion, alternate bit inversion,
differential encoding, error encod i tu and use of bit scramblers. (Bit
scramblers come in many different versions such as: self synchronizing,
multi and single count, serial, cascaded and parallel scramblers).
Of all the methods discussed, one method satisfied the desired
objective, met all constraints and had advantages that outweighed
disadvantages when compared against the remaining methods. This method
was chosen - the reset scrambles or simply the Psuedo-Random Cove:
Sequence Generatar (PN-CSG). This technique is fully analyzed and
a design implementation is proposed.
The method consists of modulo-2 addition of a PN sequence to
the data stream before the modulations of the Radio Frequence (RF)
transmitter. It is recommended that only the data streams and the
4 bit frame synchronization Identity Count (ID) be so modified. It
is recommended that there be no change in the 28 bit frame synchronization
word.
If the PN sequence is added to the frame synchronization word, it
is very likely that the special properties chosen for frame synchroni-
zation patterns would be violated. Furthermore, the decoder must
then search for four frame synchronization patterns if it is desired
to correctly detect the presence or absence of the PN cover sequence,
and to alleviate any phase ambiguity.
The probability of failing to provide the required bit transition
density is less than 2.44 . 10 17 . A computer simulation program was
developed which tests the truncated PN sequence with random data streams.
The computer results indicate that the output sequence to be transmitted
by the RF modulator will have a transition density of approximately 50%.
This should improve the overall KU Band system performance considerably
in the presence of low signal-to-noise ratios by increasing the bit
synchronizer's capability to staff locked to the incoming bit clock.
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The statement of work contains five distinct items in five distinct
paragraphs. The first three items are specifically addressed in
sections 2 and 3 with Table 3.1 presenting a summary of the various
methods of HBTD encoding and comparing their relative performance in
so far as error propagation characteristics, transition properties
and system constraints are concerned. The appendix contains a
computer simulation of the system using the specific PN code recommended
in this study. The interim report of September 30, 1980 recommended
a specific PN sequence and this is detailed in section 4.B.
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CHAPTER 1
INTRODUCTION
The Spacelab (SL) is an orbital laboratory which remainsattached
to the Space Shuttle.for the duration of a mission. The SL will utilize
the KU-Band communication system of the Shuttle for communication with
the ground. Figure 1.1 is a simplified sketch of the return link. The
following paragraphs give a brief description of the SL return link,
for further information the reader is referred to References 1, 2, 3,
and 4.
The onboard experiment data is collected by the High Rate
Acquisition Assembly (HRAA). The HRAA consists of the onboard High
Rate Multiplexer (HRM) plus associated High Rate Links, and the ground
based High Rate Demultiplexer (HRDM). The return link, connecting
the HRM and HUM, utilizes the Shuttle KU-Band Signal Processor (KUSP)
and the Tracking and Delay Relay Satellite System (TDRSS) which includes
the receiving station, and the bit synchronizer. The return link will
provide a bit-error--rate (BER) of at least 1x10 5 with a Bit-Slip-
Rate (BSR) of less than 1x10 15 provided certain system constraints
are met. Herein lies the problem; the SL data stream violates the
transition requirements of the bit synchronizer. This will be further
reviewed in Chapter II.
The HRM receives data from 18 experiments, 2 I/O units and 2
records, and outputs data to the KUSP and the 2 recorders. Sixteen
of the 18 experiment channels are switchable and the other 2 are direct.
The HRM time multiplexes these 16 channels with the other data including
playback data from the recorders and serially transmitts the data to
the KUSV.
The SL employs the KU-Band Link of the Shuttle and this link
utilizes the two operation modes of the KUSP; Mode 1 - Quadrature
Phase Shift Key (QPSK) modulation and Mode 2-FM modulation. The KUSP
has three channels of input data in each mode. Table 1.1 lists the
available input data in both modes. Figure 1.2 illustrates the
interface between the HF.M and the KUSP.
The HRH uses several different format structures for its output.
Only the general user format, for frequencies less than 32 Mbpa, will
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Figure i.1 KU Band Return Link
iTABLE 1.1 AVAILABLE INPUT DATA VIA
KU-BAND LILT
PM MODE 1:
CHANNEL 1 - SAME AS FM Mode
CHANNEL 2 - SAME AS FM MODE
CHANNEL 3 - PAYLOAD DIGITAL OUTPUT, 2-50 MPS WITH CLOCK,
NRl-L, M, OR S
FM MODE 2:
CHANNEL 1 - 192 KBPS Bi-PHASE-L PCM AND VOICE FROM NSP
CHANNEL 2 - SELECT ONE OF FOUR INPUTS
- PLI (NARROW BAND BENT PIPE FROM PETEACHED PAYLOAD)
- PAYLOAD DIGITAL OUTPUT, 16 KBPS-21CPS,'NRZ-L, M,
OR S, OR 16 KBPS - 1.024 HBPS Bi-PHASE L, M, OR S
- OPERATIONAL RECORDER DUMP
- PAYLOAD RECORDER DUMP
CHANNEL 3 - SELECT ONE OF FOUR INPUTS
- TV
- PAYLOAD DIGITAL OUTPUT, 16 KBPS-4 MBPS, NRZ-L, M, OR S
- PAYLOAD ANALOG OUTPUT, DC-4.5 MHz
- PLI (WIDE BAND BENT PIPE FROM DETACHED PAYLOAD)
4to
^O
W
^va
E ro
H v1
H
C
a^
M
d
.+C	 N
Gl	 u
r-i	 O
p. W
^ W
^.+	 Gl
^ u
^ QH
N H
iJ	 O
O
0
O
^ U
00 O
xa
N
.-d
00
W
be discussed. For further information concerning the HRM formats; see
references 1 and 2. The user format consists of eight frames of 96
words each (768 *cords), each frame beginning with a sync or a status
word. The normal frame is composed of 6 lines by 16 words. Since
each of the 21 inputs to the HRM operate at bit rates agsynchronous
to the output bit rate, fill data is required. The 16th or last word
of each lire iv a fill data indicator. The HRM employs a unique
method to provide the necessary fill data words. When a line of
data requires fill, all the valid data words to the right of the
fill word are shifted to the left thus making the fill word the 15th
word of the data line. The system requires that the fill data (stuffing)
indicator shall be constructed such that the probability of error in
interpreting the indicator is less than 10
-10 .
 
The HRM utilizes
a (31,16,3) BCH code to satisfy the required BER for the stuffing
The HRM encodes the 16 bit stuffing indicator into a 31
bit BCH code word capable of correcting 3 errors per word. When more
than one fill word is needed, the valid data words are again shifted
left and the 14th word of the previous line is inserted into the 14th
word of the present line.
The general input data format is illustrated in Figure 1.3.
input data to the HRM is as follows:
18 experiments
NRZ-L	 Reverse playback 2 Mbp only
Manchester II Reverse 1Mbp only
(Must be playback through HRDM)
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2.A THE PRODIM
An investigation of the effect of low bit transition density on the
performance of the Channel 2 KU-Band return link was conducted. The
results of this investigation indicated the SL will not meet the minimum
specifications of the TDRSS Users' Guide with respect to the bit syn-
chronizer. The end result of this failure to meet the bit synchronizer
(sync) specifications is loss of lock by the bit sync and subsequent loss
of data for an undefined period of time (Reference S;. To alleviate
this problem the SL must increase the bit transition density on the
Channel 2 KU-Band return link to a minimum of one bit transition every
sixty-four bits and sixty-four bit transitions within five-hundred-
twelve bits.
There are several different methods that may be employed to provide
the data stream with the necessary bit transition density. These methods
are discussed in more detail in Chapter III. This chapter deals mainly
with the problem and the constraints caused by the system. There are
four main constraints placed on the HBTD coder. They are liated in
Table 2.1 and discussed in the following paragraphs.
23 PRIMARY SYSTEM CONSTRAINTS
The primary objective of the HBTD modification is to increase the
bit transition density of the data stream to at least one bit transition
every sixty-four channel symbols and sixty-four bit transitions every
five-hundred-twelve channel symbols. This is the absolute minimum
requirement by the TJRSS bit synchronizer at White Sands, New Mexico to
provide the desired BSR of 10-15 with the SL signal characteristics.
Since the 2Mbit channel is expected to operate at the maximum rate
of 2 Mbps for maximum utilization, the modification must not increase
the channel errors. The system requires that the fill indicator must
be able to locate the fill data with an accuracy of no less than 10-10.
The fill indicator is a (31,16,3) BCH code. A (31,16,3) BCH code takes
16 information bits and converts theme into a 31 bit code word capable of
correcting 3 errors. Since the channel bit error rate affects the fill
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indicator word, any modification that increases the channel drror
would degrade the fill indicator. For example, if the system
modification produced only one additional error per channel error,
then the reliability of the fill indicator, as shown below, would be
4.6x10 8 , which is unacceptable.
To illustrate the problem consider the effects of differential
encoding on BCH word error probability. Assuming the RF channel has
an average random error rate, due to additive white gaussian noise,
corresponding to 1 bit in 100,000 (that is an average bit error rate
of 1x10 5) one may calculate the probability of an erroneous decoding
of a BCH coded word with use of NRZ-L code and also with use of a
differental encoding such as NRZ-M or NRZ-S.
The model to be used is:
Using NRZ-L Coded Data Stream
A single error on the RF channel in the BCH code word will result
in a single error in the data input to the BCH decoder. The BCH code
word can correct up to and including 3 errors out of 31 bits.
Thus the probability of erroneous decoding of the BCH word
(PERCH) is
PEBCH = 1 - [P(0) + P(1) + P(2) + P(3)]	 (2.1)
where:
P(0) = Probability of no errors in the 31 bit word
P(1) = Probability of 1 error in the 31 bit word
P(2) - Probability of 2 errors in the 31 bit word
P(3) - Probability of 3 errors in the 31 bit word
In general P(X) is expressed as
P 	
= (NJ pXgN-X	 (2.2)
where
p is the probability of an RF channel error
q is the 1 - p
X is the number of errors in the word
N is the number of bits in the word.
The expression ( 14 )
 
relates to the number of different ways in which
X errors occur in an N bit word and
10
	
lXJ	
N1
	
1	 (N-X) IXI
(2.3)
Using NRZ-M or NRZ-S (Differential Encoding) Coded Data Stream
A single error on the RF channel in the BCH code word will result
in two adjacent errors on the data stream input to the BCH decoder.
(Reference is any text in communications, in particular: Reference 16,
page 324.)
Thus we have as the probability of erroneous decoding of the BCH
word with Differential Encoidng (PEBCHDE)
PEBCHDE - 1 - [P(0) + P(1) ]
	
(2.4)
Where `he expressions P(0) and P(1) are as defined in the
previous case. Note this expression for PEBCHDE reflects the fact that
2 RF channel errors in the BCH word will result in 4 errors presented
to the BCH decoder and this will result in erroneous decoding.
These calculations were performed using a double precision digital
computer program.
The results are
PEBCH - 3.01841884819964434 x 10-16
PEBCHDE = 4.64910190316402087 x 10-8
One sees a significant difference in the error performance due to
erroneous decoding of BCH words!
For a 50 Mbps data stream the average length of time between
erroneous decoding of the BCH word would be approximately
160 seconds average between erroneous decoding of BCH words
using differential encoding (NRZ-M or NRZ-S)
16,000,000,000 seconds average between erroneous decoding of
BCH words using NRZ-L encoding.
The unacceptability of adding additional errors to the system is
obvious.
s
11
The fourth criterion, minimal impact on the present system,
results from the fact that the system is in the production stage and
any major changes would be very costly. Approximately $100,000 cost
results from a minor change alone due to the paper work required.
2.0 SECONDARY SYSTE4 CONSTRAINTS
Additional criteria, dealing with the implementation, results
from the expected characteristics of the data stream. The modification
must pass unaltered data emanating from any source other than the HRM
and data rates greater than 2 Mbps from the HRM. These constraints
result from the physical location of the modifications and the
operational functions of the HRM. All data emitted from the HRM via
the 2 Mbit channel will be NRZ-L. The above stated constraints apply
to both the encoder and decoder. There decoder must also resolve the
phase ambiguity problem which results when a Bi-Phase NRZ-L data is
used. Since NRZ-L employs a high level to represent a one and low level
to represent a zero, it is possible for the data stream to become
inverted. That is to say a transmitted one is received as a zero and
vice versa. Therefore the decoder must be capable of detecting and
correcting the inverted data stream. These secondary system constraints
are listed in Table 2.2.
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CHAPTER 3
DIFFERENT METHODS AVAILABLE TO ALLEVIATE THE PROBLEM
Two basic types of modifications exist to improve the Bit
Transition Density of the Channel 2 data stream to the minimum
requirements of the bit synchronizer. They are: (1) Use an alter-
native PCH waveform or (2) modify the data stream. The remainder of
the section is devoted to describing several methods for accomplishing
these modifications.
3.A ALTERNATE PCM WAVEFORM
The 2 Mbit channel presently employs a NRZ-L waveform. There
are several other binary waveforms available. Several of the most
common are shown in Figure 3.1. The most frequently used waveforms,
for high bit transition density applications, are the Bi-Phase and
Delay Modulation waveforms. Both are widely used in the tape
recording industry.
3.A.1 Bi-Phase
The three main types of Bi-Phase waveforms are; Bi-Phase Level,
Bi-Phase-Mark, and Bi-Phase-Space. Bi-Phase Level is also called
Split Phase or Manchester Code. All three waveforms provide at least
one transition for each bit cell. They produce single output errors
for a single input or channel error. The hardware required to imple-
ment each is moderate in complexity. All three Bi-Phase waveforms are
self-synchronizing. The main disadvantage of all three is that Bi-
Phase modulation requires twice the bandwidth of the present NRZ-L
to provide the same information rate. Therefore the use of Bi-Phase
would require either an increase in the present bandwidth or a
decrease in the information rate. Neither case is acceptable since
it violates one of the main system constraints.
3.A.2 Delay Modulation
Delay Modulation (DM) is a procedure for encoding binary data
into rectangular waveforms of two levels according to the following
rules for DM-M:
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1. A one is represented by a transition from one level to the
other at,the midpoint of the bit cell.
2. A zero is represented by no transition unless it is followed
by another zero. The case of consecutive zeros is
represented by a transition at the end of the leading zero
bit cell.
In the case of DM-S the rules for ones and zero are enterchanged.
These rules are illustrated in Figure 3.1.
Delay Modulation has several attractive properties:
1. The majority of the signalling energy lies in frequencies
less than one-half the symbol rate.
2. The power spectrum is small in the vicinity of f - 0
(that is at D.C.).
3. DM provides at most one transition per bit cell and at the
least 2 bit transitions 'very 3 bit cells; thus, providing
a bit stream with a very high bit transition density.
These properties provide DM with the advantage of inherent self-
timing information using phase modulation which is not present in
NRZ-L, while requiring approximately the same bandwidth as NRZ-L. DM
is also suitable for use with tape recorders, especially when higher
packing density is required, or with systems which require high bit
transition densities.
DM requires a given 3 bit sequence to assure proper bit sync.
This sequence is 101 for DM-M. This sequence has a high probability of
occurring one or more times in any random data bit stream. The
probability that one or more 101 bit sequences will occur increases
rapidly as the number of bits in the data sequence increases. The
following equation may be used to obtain a close approximation of the
probability of 101 occurring n or more times in m bits (the number
of bits per sequence).
Pm(101>n) - 1 -P 
m 
(101<0  - 1-(Pm(101-0) +P m (101-1)  + ...
Pm(101-(n-1))	 (3.1)
16
Where:
Pm(1O1-r) - (rk) (qO r) (pr)
qO
 - the probability of any 3 bits not being 101 - 8
p0
 - the probability of any 3 bits being 101 - 8
k- v:- 2
k)	 kt
r	 (k-r)IrI
For example, let m be 16 (for 14 binary bits) then the probability of
a 101-bit sequence occurring one or more times is:
P16 (101-1) - 1-P (101-0)
14 7 14 1 1	 14	 7 14	 7 14
s 1 ( 0 )(t) (8) - 1 14101 (8)	 1- (8) - 1-.154 - .846
(3.2)
In other words, there is a 84.6% probability of a 101 pattern occurring
and hence providing bit sync within a 16 bit sequence. Thus, one
should expect a bit sync lock within a very short time upon the start
up of a DM encoded sequence. The main disadvantage of Delay Modulation
is that single errors into the decoder will yield double errors out of
the decoder. This results from the comparison of the present and most
recent bit to determine the value of the previous bit. Thus the
property that produces the improved bit transition density also makes
DM incompatible with the BCH code used by the fill indicator.
3.B DATA STREAM MODIFICATION
There are several means of modifying the present data stream to
meet the bit transition requirements. The first method that comes to
mind is to simply invert every other bit or alternate bit inversion.
Other means such as differential encoding, a bit insertion technique
or error correcting encoding techniques are commonly used to improve
the bit transition density of a data stream. Bit scrambling is
another technique which is employed to increase the bit transition in
a sequence. Each of these methods are discussed in the following
paragraphs.
All the aforementioned techniques require the same bandwidth
for the same information rate as the present system.
3.B.1 Alternate Bit Inversion
Alternate bit inversion is probably the simplest method for
increasing the transition density. This technique inverts every other
bit of the data stream. It yields excellent results in the case of
long sequences of bits of the same value. The implementation is very
simple except for the synchronization with the data stream and a bit
slip will result in the inversion of the original data stream. Single
channel errors produce single output errors. The main disadvantage
of this technique is the inability to guarantee the bit transition
density. In the case of an alternating input data stream, this
procedure will produce an output sequence of bits of the same value
equal in length to the input sequence. Since the SL data stream is
excepted to contain long runs of alternating bits this method must
be discarded. Additional logic could be added to the encoder and
decoder to prevent this occurrence but the logic required would be
quite complex and require additional considerations.
3.B.2 Differential Encoding
The use of differential encoding as a means of improving the bit
transitions density has received considerable use in other systems,
especially when the data stream contains long strings of bits having
the same value; all ones or all zeros. This technique has advantage
over alternate bit inversion in that an alternating bit sequence
retains half of the original transitions. There are two types of
differential coding, NRZ-M and NU-S as illustrated in Figure 3.1.
RRZ-M uses a change of state to indicate a one and no change for taro,
whil( hiRZ-S indicates a zero by .a change in level and no change for a
one. Differential encoding provides a SOY transition density for an
alternating input data strew& and a 100% transition density for
sequence of the same value provided the value is the one represented
J
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by a change of state, one for NRZ M and zero for NRZ-S. If the
values is the level represented by no change, nothing is gained by
different encoding. Therefore one must design for the level which
is most dominant in the data stream and know that the sequence
lengths of the other level will not result in a loss of lock by the
bit sync. Another disadvantage of differential encoding is that
single input errors produce double output errors. Since the dif
ferential encoding propagates the number of channel errors and can
be designed for only a single case of bit sequence of the same value
instead of for both, it must be eliminated as a possible solution.
3.B.3 Bit Insertion
Bit insertion technique are also commonly used to increase bit
transition density. There are several different types of bit insertion
techniques. Some add bits to the data stream while others use blocks
of bits to replace certain data sequences. However, all of these
techniques share the need for a complex timing and counting circuitry.
The basic concept for all insertion techniques is the need to recognize
when to insert and when to remove their speicfied patterns. For example,
assume a bit replacement technique is to be used to meet the sixty-four
in five-hundred-twelve requirement. The obvious way to guarantee that
the data stream would meet this requirement would be to have at least
one transition every eight bits. This would mean that an eight bit
pattern would have to be inserted in place of any eight bit sequence of
the same value. The selection of the particular pattern to be used for
insertion must be chosen in a manner similar to that of a synchronization
pattern for frame sync. The insertion sequence must meet the following:
1. The probability of it occurring naturally in the data
stream must be extremely small. Since it is very
desirable to avoid false recognition at the receiver,
which would result in a misinterpretation of valid
data for inserted data.
2. The inverse of the sequence must also be available. Since
the bit sequence of the same value may be either ones or
zeros, two separate sequences are nc:ded.
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3. The effects of channel errors must be considered. Should the
ground receiver accept no errors, one error, two errors, etc?
If a short sequence such as the eight bit one used in the
example is selected, then the no error case would probably be
best. The probability of no errors in any 8 bits is .99992
thus the probability of not recognising the inserted pattern
due to channel error would be about 8x,075 , slightly greater
than the channel error rate of 1x10 5 . In the one error case
the probability of false synchronization detection would be
much higher than the gain in recognizing a valid insertion
with a single error.
By employing this simple insertion technique, one does not
take advantage of the natural transition that might occur
prior to and following the sequence of the same value. As
stated above the timing and clocking circuitry would be complex
even for this simple cave. For this reason bit insertion is
not the most favorable method although it can be designed to
meet the system constraints given in Chapter 2. But it should
be noted that only the replacement type can be employed. The
inserting of additional bits would decrease the information rate
and therefore this type is not acceptable. Since the amount
of additional bits cannot be predetermined.
3.B.4 Error Encoding
Telecommuni .lion systems often.employ different types of error
correcting codes to improve their bit transition density. In this
manner, the error correcting codes provided two services. First, they
improve the channel bit error rate and second, they provide an increase
transition density. This type of method is employed by the 50 Mbit
channel r. the shuttle as well as by many other systems. All these
systems add addition bits to the data and thus decrease the information
rate. Therefore thev are not viable candidates for the HBTD modification,
but are included in the following for completeness.
The following discussion concerning the output symbol transition
density of the 1/3 convolutional encoder with alternate symbol inversion
is based on the material b y M.K. Simon and J.F. Smith in Reference 6 and
r
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illustrated in Figure 3.2. Simon and Smith have determined, for a parti-
cular class of convolutional codes, that alternate symbol inversion assures
a maximum transition-free run of output symbols, and hence its minimum
transition density. This maximum length is independent of the data source
model, independent of the code connections, and dependent only on the
code constraint length and rate. Simon and Smith separate all 1/v
convolutional codes into three classes of codes: V even, V odd for
transparent codes, and v odd for nontransparent codes. A transparent
code is one which provides the complement of the output sequence for
the complement of the input sequence. A simple test to determine if a
code is transparent is each row of the generator matrix C has an odd
number of ones then the code is transparent.
The generator matrix C for the 1/3 convolutional code employed by
the Space Telescope (ST)
1 1 0 1 1 0 1
C- 1 0 0 1 1 1 1 (3.3)
1 0 1 0 1 1 1
where the right hand column represents the present input and the left
hand column represents the oldest ( content of the last shift register K,
the code constraint length) input.
Since v - 3, odd and each row of C contains an odd number of ones,
the ronvolutional code is a member of case 2. Simons and Smith state
for v odd and transparent codes, the only input bit sequence that will
produce an output alternating sequence longer than Nmax symbols, where
Nix is defined as
Nmax - K + vv-1^ - 1 + v
	
(3.4)
K - the code constraint length; FX^ denotes the smallest
integer greater than or equal to X.
is the alternating sequence. Furthermore, if the encoder is such that
the alternating input sequence produces the alternating output sequence,
then this output sequence can continue indefinitely, i.e., alternate
symbol inversion will not produce a finite transition -free symbol sequence.
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Reference 6 provides a test to determine if a case 2 code will
produce an alternating output for an alternating input. Split the
generator matrix C into two matrices Cad and given where —Codd
is composed of all the odd columns of C and C
even 
all the even columns.
— —
If the number of ones in each row of the matrix formed by stacking
Dodd on top of Oven al`Rrnates even, odd, even, ... or vice versa,
then an alternating input sequence will produce an alternating output
sequence. Testing the generator matrix, it is found the number of
ones in each row of the test matrix does not alternate even, odd or
vice versa. Therefore the maximum number of transition-free output
symbols from the 1 / 3 convolution encoder with alternate symbol
inversion is
Nmax=K+rv-11-1+v
7+^3-1^ 1+3
- 12.	 (3.5)
The maximum number of transition-free output symbols was also
determined to be 12 in References 7 and 8. Magnavox in Reference 7
utilized an extensive computer analysis to arrive at a maximum of 12
Baument, et al., Reference 8, used a slightly different mathematical
approach to obtain 12 as the maximum bits between transitions and
therefore the system is guaranteed to meet the 1 in 64 requirement.
Simon and Smith also prove in Reference 6 the 11-bit input
sequence 01110100100 yields the output 010000000000001. Neither
this output sequence nor its compliment can be repeated within the
next 33 output symbols. The next input will produce at least one
additional bit transition therefore the average bit transition for
this worse case plus one additional input is 2 transitions per 16
output symbols which yields an average of 1 transition every 8
output symbols. Therefore the output of the 1/3 convolutional
encoder with alternate bit inversion and generator matrix given
in Equation 3.3 will meet both the 1 transition per 64 bits and 64
transitions in 512 or an average of i transition every 8 bits.
f
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If the 12-bit input sequence is 01110100100 the output will be
010000000000001100.
If the 12-bit input sequence is 01110100101 the output will be
010000000000001011.
Since the output of the 1/3 rate convolutional encoder will
have a transition at least every 13 bits independent of the data
input, it is not necessary to examine the equipment preceeding
the encoder. However if the channel interleaver is utilized it is
necessary to determine if it is possible to obtain 64 or more symbols
out of the interleaver without a transition. The channel interleaver
is shown in Fi?1 +:e 3.3. This interleaver will take any two symbols
within 30 of each other and separate them by at least 119 bits.
Equation 3.6 may be used to express a typical output symbol b1
in terms of the input symbols a  .
bj+i - aj+i-4x30	 aj+i-120 1 - aj-1191 j>119 1	(3.6a)
bj
+i-0
	 j<1191	 (3.6b)
where
j - 0, 30, 60, 90, 120, ...
i - 0, 1, 2, 3, ..., 29
Therefore, a typical output sequence of the interleaver would resemble
a sampling of the input sequence with the samples being taken every
119th
 bit for sequences up to 30 bits in length. In order for the
interleaver to have an output of 64 consecutive symbols of the same
value, the input data must be such that samples of the input sequence
separated by 119 symbols be of the same value. The length of input
symbols corresponding to 64 output symbols is approximately 3511. Also
noting that the output of the interleaver is combined with a PN
cover sequence of length 30, it would appear highly unlikely that a
string of 64 ones or zeros will occur, however due to the systematic
construction of the components of the system, it is possible that a
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sequence of data does exist that will yield a string of 64 output
symbol without a transition. Since the actual structure of the data
is presently unavailable it is not possible to examine this problem
more closely. It would be necessary to examine very closely the
structure of the data and how that structure is effected by the
various components of the system.
3.B.5 Bit Scramblers
A bit scrambler is a digital machine which maps a data sequence
into a channel sequence and with the special mapping of a periodic
data sequence into a periodic channel sequence with period much
greater than the data period. For periodic source, the channel
sequence produced by the scrambler, also, has many transitions.
The basic element of all scramblers is a feedback shift register
generator (FBSRG) with tap polynomial h(x); where h(x) is a
primitive polynomial over the field GF(p), p is prime. The manner
in which this element is connect determines whether the scramblers is
self-synchronizing or not. The self-synchronizing group utilizes
the data sequence to drive the FBSRG. The non-self synchronizing
group, often call reset, utilizes the FBSRG as a maximal length (ML)
generator and modulo adds the ML sequence to the data. Each group
is discussed in the following paragraphs.
3.B.5.a Self-Synchronizing Scramblers
The self synchronizing group maybe subdivided into two types
called multi-counter scramblers (MCS) and single-counter scramblers
(SCS). Both types consists of a "basic self-sync scrambler" and a
"monitoring logic". Figure 3.4 illustrates the "basic self-synchroni-
zing scrambler" (BSS). The logic circuit determines the scrambler
type Figures 3.5 and 3.6 show the MCS and SCS respectively.
The BSS when excited by a periodic sequence of period * 's'
will respond with a periodic line sequence which has either period
's' or a period which is the least common multiple (LCM) of 's'
*A sequence has period 's' if it is the smallest period in the
sequence.
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and pM-1 (denoted by LCM(s,pm-1). The period with which the scrambler
responds is a function of the initial values stored in the scrambler
storage elements, (its initial state) and there is only one such
state (for each phase of input sequence) for which the line sequence
has period 'a'. For all other such initial states the line sequence
has the larger period. The preceding statements are Savage's Theorem
1 for BSS (See Reference 9 for proof).
The logic circuit employed by the MCS and SCS are used to detect
the presence of a periodic sequence of low period on line and alter
the starting state of the BSS to insure the line sequence has
period of LCM (s,pm-1).
3.B.S.a.1 Multi-Count Scrambler
The logic used by the MCS is more general than the SCS and allows
for the simultaneous detect of sequences of several periods. The MCS
employs N counters, one for each period 's i ', 1<i<N, and the ith
counter will generate +1 if it reaches its threshold ts i . The
counter is reset whenever the reset lead is nonzero so that tai
consecutive zeros on the reset lead of the ith counter will cause it to
reach its threshold. Whenever a counter reaches its threshold a '1'
is added to the feedback line of the BSS, thereby change the state of
the BSS. Thus, the line sequence will then be changed from period
's i ' to period LCM(S i , pm -1) where the ith counter was the one reaching
threshold. At the same time, all counters are reset.
Thus, the MCS shown in Figure 3.5 will scramble a periodic
sequence of period 's' if 'a' divides 'a i ' (denoted by 's'/'s i ') for
some i, 1<i <N, and will produce a periodic line sequence of period
LCM ('si',pm-1) if the following two conditions are met:
1) The tap polynomial h(x) of degree m is primitive over GF(p)
where data sequences have components from GF(p).
2) The thresholds ts i , 1<S i<N are chosen as
*pm-1 is the period of the maximal length sequence generated by
BSS in the absence of an input.
30
is
i —
> (m-1) + max 's i ,	(3.7)
jfi
If all input periods divide 's o ' , thou the statement holds when
condition (i) is not and a threshold of i s > m is used. The above
0
is Savage's MCS theorem. (See Reference 9 for proof.)
3.B.5.a.2 Single-Counter Scramblers
The SCS is designed to scramble periodic binary sequences whose
periods divide either 's 1 ' or 's 2 ' or both. Since the SCS utilizes
cnly one counter, it may be less costly to build than the MCS in
some case. The SCS operates in the same manner as the MCS.
Savage's SCS theorem states that a SCS exists which will
scramble all periodic binary sequences with periods which divide
is or 'a2 ' where s1 <92 and a j does not divide a 2 (denoted by
s1X'2 )  if
1) the tap polynomial h(x) of degree 'm' is primitive
over GF(2),
2) a  and a2 are relatively prime to 2
m-1, and
3) a counter threshold, t, t <8 2 (2a-1) -2 
M-1  
+ 2 is chosen.
See Reference 9 for proof.
3.B.5.a.3 Transition Density for Self-Synchronizing Scramblers
Transitions occur frequently in a scrambled periodic sequence
and in one period of a scrambled sequence there are approximately
half as many transitions as there are digits. These have been
illustrated in Reference 9 when Lhe source is binary and the
scrambler input periods are relatively prime to 2 m-1, where m
is the size of the BSS.
Assuming the BSS generates a line sequence with period 'Z' when
the input has period 's', the source is binary, the BSS has 'm' stages,
and 's' is relatively prime to 2 10-1; then 'k' is an 's'(2m-1)
component vector. If the binary line sequence is converted into a
line signal by the mapping 1- ► +1, 0- - : and if it is linear modulated,
31
then Savage's Transition theorem states "The binary vector 't' of length
s(2m-1) representiug the response of a binary scrambler to an input
of period 's', when 's' and a-1 are relative'; prime, has at least
one transition every 's' + 'm' digits and has a total of Tr(t)
transitions where
O1	
2 -2	
Tr t	 1	 2m	 (3.8)2	 2m-1	 a(2m-l) — 2	 e-1
This theorem may hold for reset scrambler also, but Savage's proof
does not take into count the reset scrambler. Therefore prior to
applying these bounds to the reset scrambler further evaluation is
needed.
3.B.5.a.4 Self-Synchronizing Descramblers
The descramblers for the MCS and SCS are shown in Figures 3.7 and
3.8, respectively. The descrambler le said to be out of synchronism
with the scrambler if either (1) the values in the BSS and the delay
elements differ from those stored in the corresponding sections of
the scrambler or (2) if the counters in the monitoring logic are not
at the saint levels as those at the scrambler or both. Examining
Figure 3.7 or 3.8, it can be seen that the delay elements of the
descrambler will be purged after 'a N ' clock intervals, provided
'sN ' is the largest expected period (number of delay elements). The
monitoring logic at the scrambler and descrambler will be at the
same level after an additional 'aN ' clock intervals provided no line
errors have occurred. Therefore the descrambler will require at most
2 x 'aN ' clock intervals free of error (channel errors or bit slip)
to recover sync.
The primary effect of a channel error on the descrambler is to
introduce additional errors. If the effect on the monitoring logic is
neglected, the descrambler will produce approximately w(h) as many
output errors as channel errors, where w(h) is the number of non-
zero terms in the tap polynomial h(x).
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3.B.5.a.5 The Spectrum of the Scrambler Output
Assume a linearly modulated carrier, a binary source, and the
source is converted into a waveform such that 0 - -1, 1 - +1. Let
TO
 be the time interval alloted to each binary digit and let i(t)
be the waveform generated by the binary sequence t .
If R is the output of the scrambler for an equiprobable,
independent source input, then E is a sequence of independent,
equiprobable, binary digits. Thus the autocorrelation function
of E(t) is
(T 1: 
To
RE (T) -	 o	 (3.9)
0	 (T1> T0
and the power density spectrum for E(t) is
sin it f T
S (f) ^ To
	
o	 (3,10)
of T
0
Now let the source be periodic, with period 's' such that the
line sc{uence has period T (LCM ( s, _m-1)) ; then the power density
0
spectrum for i(t) is
2m
s in r f T	 c
S (f) -	 S(f) + To
	
n f T	
o	
sAT	 t	
6(f
AT )
o	 l	
a	
1
+ (1 - 
s - P ) PT	 y S ( f - PT )	 (3.11)
o j--00	 o
where P - 
`m
-1
Ti - sT`^
u is a function of the scrambler input ( the number of 1's in
+ C  , k a multiple of P. depends on the input; ^ k represents k
c yclic shifts of f ) .
35
In other words the principle effect of scrambling is to decrease
the number of tones in a given bandwidth by a factor which is approxi-
mately P and to decrease the level of each tone by approximately the
same factor. The bandwidth is unchanged.
3.B.S.a.6 Serial, Cascaded, and Parallel Scramblers
Self-synchronizing scramblers may be classed in subgroups
depending on the inter connects between the scramblers. A single
scrambler with m delays is called a serial scrambler. The scramblers
described in the above were serial.
Scramblers may also be connected in cascaded, meaning the output
of one is fed to the input of the next scrambler. Cascade scramblers
are inferior to serial scramblers with the same number of delay
elements. For example 4 serial scramblers connected in cascade (see
Figure 3.9) has a longest output period (output of the 4 th scrambler)
of only the LCM(s,4(2m-1)) and a probability of occurance of (1-2-2m
where as a single scrambler with 4m delays has a maximum output period
of LCM(a,24m-1) with a probability of occurance of (1-2-4m). Therefore
a serial scrambler is preferred to a cascaded scrambler.
Scramblers may also be connected in parallel. The main advantage
of parallel scramblers is the reduction of the number of output errors
to input errors. Parallel scramblers use two inputs thereby requiring
additional components for series input sequences. Figure 3.10 shows
the configuration for parallel scramblers. Examining Figure 3.10, if
an error occurs on input 'a', w(h) + 1 errors will be produced by the
output, but if an error occurs on input b only one will be produced
in the output. Therefore, in the case of parallel inputs, the output
errors will be reduced for line b. This technique provides little
improvement for random errors occurring in serial data; however.
References 9 and 10 provide additional information on self-
synchronizing scramblers. The main point concerning self-synchronizing
scramblers is that the principal effect of infrequent channel L.rors on
the descrambler is to multiply the number of channel errors by w(h),
where w(h) is the number of non-zero terms in the tap polynomial h(x).
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3.B.S.b Non-Self Synchronizing (Reset) Scramblers.
The reset scrambler is simple, consisting of a maximal-le
sequence generator modulo 2 added to the data sequence prior to
modulation. The reset scrambler must be provided with synchronizing
pulses in order to relock on sync. Since the ML sequence is
independent of the data stream there is no multiplication of output
errors relative to input errors.
At present the number of transition for a given sequence length
is unknown. It is possible that the reset scrambler may provide the
same Tr(A) as the self-synchronizing scrambler, but the proof utilized
by Savage  cannot be directly applied to the reset scrambler.
The scrambler and descrambler for the reset group are identical
maximal-length sequence generator for binary data. Figure 3.11
shows the reset scrambler. The synchronizing pulse may be obtained
from the frame sync or another sync pattern found in the data stream.
Since the sync pattern would be utilized to reset and start the ML-
sequence, it would not be scrambled.
The self-synchronizing scramblers are poor candidates for the
SL due to the multiplication of channel errors. The reset group is
a better candidate provided a lower bound can be determined for the
number of transitions for a given sequence length, and is discussed
in the next Chapter. (See Reference 12 for a bi{ef summary on
scramblers.)
Table 3.1 summarizes the possible methods discussed in this
section for improving bit transition density of the 2 Mbit SL Link.
Only the reset scrambler remains as a viable option. The reset
scrambler is actually a PN Cover Sequence which is modulo-2 added
to the data stream. This technique is examined in further detail
in Chapter IV.
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CHAPTER 4
PSEUDO-NOISE COVER SEQUENCE
(Reset Scrambler)
In the preceding chapter, different techniques were examined
to determine their capability of resolving the bit transition density
problem of the SL 2 Mbit Return Link and these techniques are
summarized in Table 3.1. Only the PN Cover Sequence (or Reset Bit
Scrambler) was capable of meeting all the system constraints listed
in Tables 2.1 and 2.2. This chapter deals primarily with the particular
PN sequence chosen for the SL, however a brief general discussion of
PN sequences is also given.
4.A PSEUDO-NOISE (PN) SEQUENCES
Pseudo-Noise Sequences are binary-valued, noise-like sequences
in that they are purely random. That is any bit in the sequence may
be a one or a zero with equally likely probability. However their
primary advantages are that they are deterministic, easily generated
by feedback shift registers, and they have a correlation function
which is highly peaked for zero delay and approximately zero for
other delays. By proper selection of the tap polynomial, which
indicates the feedback connections, a maximal linear (ML) sequence
or m-sequence is generated. Figure 4.1 illustrates a general ML
sequence generator. A ML sequence has a length, L - 2 n-1, where
'n' is the number of stages in the shift register (SR). The number
of ones in the sequence equals the number of zeros plus one. There
are
n
2zeros and	 2	 + 1 ones.
[211 2
The number of transitions within the sequence is approximately half the
number of bits in the sequencc. The number of transition equals
14
1-1The maximum number of bits without a transition is
equal to the number of stages in the SR, 'n'. The statistical
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distribution of ones and zeros is well defined and always the sane.
There are exactly 2n-(P+2) runs of length 'p' for both ones and
zeros in every maximal sequence where 'p' is any positive integer
less than 'n', including zero. However, the relative positions of
their runs vary from ML sequence to ML sequence depending on the tap
polynomial and the method of connection. The main properties of 14L
sequences are listed below.
1. The number of ones in a sequence equals the number
of zeros within one bit.
2. The statistical distribution of ones and zeros is
well defined and always the same. Relative positions
of their runs vary from code sequence to code sequence,
depending on the tap polynomial and the method of
connection, but the number of each run length
does not.
3. Autoccrrelation of a maximal linear code sequence
is such that for all values of phase shift the
correlation value is -1, except for the 0 to 1
bit phase shift area, in which correlation varies
linearly from the -1 value to 2n-1 (the sequence
length).
4. A modulo-2 addition of a maximal linear code with
a phase shifted replica of itself results in another
replica with a phase shift different from either
of the originals.
5. Every possible state, or m-tuple, of a given n-stage
generator exists at some time during the generation
of a complete code cycle. Each state exists for only
one clock pulse. The exception is that the all-zeros
state does not normally occur and cannot be allowed.
(For additional information concerning ML sequences,
see Reference 13, pp. 53-72 and Reference 14.)
The particular ML sequence, the reasons for choosing it, and a
statistical statement of the probability of not incurring sufficient
transitions are discussed in the following paragraphs.
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4.B TM PARTICULAR PN SEQUENCE FOR THE COVER SEQUENCE
GENERATOR (CSG)
It is a common engineering practice to select a ML sequence whose
length is at least equal to the number of bits between synch words,
since the sync pattern in better left alone. The SL general user
format contains 3040 bits between each 32 bit sync word (28 bit
sync pattern and a 4 bit ID word), therefore the sequence generated
by the CSG should have a length equal to or greater than 3040.
Although a 12th degree polynomial yields a ML sequence length of
4095 bits and is the smallest sequence that could be used, it
is not a Mersenne prime sequence and is therefore susceptible to
interperodicty. For this reason a 13th degree polynomial was chosen.
It will generate a 213-1 - 8191 bit sequence before repeating itself;
its composition will vary depending upon the tap polynomial used.
A 13 stage PN generator is a Mersenne prime generator. Various tap
polynomials are available fur use and some are listed as follma!
g(x) - 1 + X + X 3 + X 4 + X 13
gW 1 + X 4 + X 5 + X 7 + X 9 + X 10 + X 13
g (X) 1 + X + X4 + X7 + X8 + X11 + X13
etc.
The first polynomial listed yields the fewest number of
connections which would be desirable if a shift register implementation
was used for producing the code.
Since the sequence generated is 8191 digits long and only 3040
digits exist between the frame synchronization patterns, a truncation
of the sequence is desirable.
Deciding upon the particular 3040 bit piece of the sequence is
dependent upon the structure of the sequence. It is highly desirable
to avoid long strings of alternating 1's and 0's due to the very likely
prospect of these strings occurring in the data. Factors which enter
into the sequence structure are the initial condition (or contents) of
the PN sequence shift register and the tap polynomial.
Figures 4.2 and 4.3 illustrate the methods of modifying the data
stream emanating from the HRM. Figure 4-2 illustrates the shAt
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register type of encoder for HDBT and Figure 4.3 illustrates the ROM
type of encoder for HDBT. In either case the same sequence will be
utilized. It should be noted that the frame sync and ID portion are
not altered.
The sequence will have the run length distributions,shown in
Table 4.1, for all tap polynomials and initial srjart vectors (the
arrangement of these various runs will vary of course or there would
be no difference in the sequences).
In general there are 2n-(p+2) runs of length p for both ones
and zeros in every maximal sequence, except that there is only one
run of length n (ones) and one run of length n-1 (zeros).
A computer program based on an algorithm presented by Robert
Gold in Reference 14 was used to generate the complete sequence of
8191 bits. This sequence was examined and the particular portion
of 3040 bits was selected. This sequence is shown in Table 4.2. The
zero-one distribution for this truncated 13 stage PN sequence is
illustrated in Table 4.3. An examination of Table 4.3 reveals that
this truncated sequence maintains the properties of a ML sequence.
Although they are not perfectly retained, it is very close. Since
the SL data stream is expected to contain long runs of alternate
ones and zeros, the truncated sequence must be examined for these also.
Table 4.4 lists the number and lengths of all alternating runs
contained in the truncated sequences.
4.0 PROBABILITIES ASSOCIATED WITH THE SEQUENCE
Now let us investigate some probabilities of not achieving the
transition density requirements.
In order for failure to achieve a transition in 64 bits to occur
it must have a data sequence that exactly matches the PN sequence for
64 bits. Since the PN sequence is statistically independent of the
data sequence in bit by bit as well as string by string fashion we have
Prob (of more than 63 bits with no transition)
_ (.5) 64 - 5.4210108 x 10-20	 .
The requirement that 64 transition in 512 bits occur may be
thought of from the following viewpoint:
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TABLE 4.4
DISTRIBUTION OF ALTERNATE ONES/ZEROS FOR
THE TRUNCATED 13 STAGE PN SEQUENCE
RUN LENGTH
	 NUMBER OF RUNS
(BITS)
14 1
12 1
11 2
10 2
9 4
8 4
7 16
6 21
5 35
4 102
i
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The PN sequence is random in nature and contains approximately equal
numbers of ones and zeros with a corresponding large number of bit
transitions. In fact from the run length table one may observe that
approximately 4096 transitions between various run lengths will occur.
This amounts to roughly a 50% (or 1 transition per 2 bits) transition
density. Thus, for less than 64 transitions to occur in a total of
512 bits we must have the data match the 512 bit random sequence in
all bit positions except for 63 bits or 62 bits, or 61 bits, etc.
63
P(<64/512) • 63 ( 512 ) (.5)512 	 (4.1)
3.946+ x 10-71
Thus, we see that the dominant factor is the probability of less
than at least 1 transition in 64 bits which is -5.42 x 10-20.
Of course there are 448 possible chances for a 64 bit string to
have no transitions in 512 bits.
Thus, the transition density requirements should be met with
at least a failure probability of no more than
-2.434 x10 17	 .
A computer simulation program was developed which tests the
truncated CSG Sequence for achieving the high bit density transitions
by modulo-2 addition with the data stream. This program is explained
and listed in the Appendix. Since little is known about the SL data,
the program generates a sequence of random numbers to represent the
SL data stream. Several runs were made using different seed numbers
to produce different random sequences. These random sequences were
also truncated to various lengths and repeated to simulate periodic
data sequences. The computer results indicate that the output sequence
of the CSG will have a transition density of approximately 50%, an
average of one transition every two bits. Although the computer
simulation was not exhaustive, it is sufficient to substantiate the
theoretical probability of meeting the required bit transition density
of the SL 2 Mbit return link.
CHAPTER 5
CONCLUSIONS AND RECOMMENDATIONS
In conclusion only the PN Cover Sequence of the six possible
techniques examined is capable of meeting or exceeding the System
Constraints placed on the HBTD encoder (See Table 5.1). Since the
PN Cover Sequence is NRZ-L and employs the HRM clock, it will not
alter the present bandwidth or data rate. The probability of not
meeting or exceeding the required bit transition density is at most
2.434 x 10-17 . Since the PN Cover Sequence is independent of the
data stream, it will not propagate channel errors, a single input
error yields a single output error. Thus the PN Cover Sequence is
compatible with the existing BCH code. The above mentioned are
three primary constraints listed in Table 2.1. The fourth constraint
deals with the means use to implement the CSG and will vary
depending on whether shift register or ROM techniques are employed.
This constraint is also effected by the Secondary Constraints in
Table 2.2. However the circuitry required to meet the secondary
constraints is basically the same for all six techniques and since
the truncated PN Sequence is one of the least complicated to implement,
the fourth constraint presents no major problem.
Since the actual implementation of the CSG is beyond the scope
of this contract, it was not covered in the preceding material. However,
a specifications document concerning the PN Cover Sequence Generator
Encoder/Decoder was constructed and submitted with the April 1981
monthly progress report. A copy of this specifications document is
included in the Appendix. It contains diagrams for the purpose of
enhancing the concept of the CSG encoder and decoder. These figures
illustrate the functional properties desired for both the CSG
encoder and decoder which will enable them to meet the secondary
constraints of Table 2.2.
A second method of implementation was also put forth in the
November 1980 Monthly Report for meeting the secondary constraints.
This method differs in that the 4 ID Bits are used to designate whether
the CSG encoder had been activated or by passed. This modification
varies only slightly from the original truncated sequence, 4
additional bits are added increasing the sequence length to 3044
bits. This would not effect any of the first three constraints
of Table 2.1 and would require moderate changes in the implementa-
tion. A copy of the November 1980 Monthly Report is included in
the Appendix for convenience.
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APPENDTX A
COMPUTER SIMULATION PRDGRAM
A computer simulation program was developed which tests the
PN-Sequence for achieving the high bit density transitions by modulo-
two addition with the data stream.
The computer program will generate several different PN-Sequences
for given generating polynomials (represented by IX) with given initial
conditions (represented by IG). Both IX and IG are written in octal
representation. The program generates, via subroutines, a sequence of
random numbers which simulates the input data stream to the Cover
Sequence Generator (CSG) Ercoder. Any specified portion of this random
sequence can be used to simulate a periodic input sequence. Thus the
program can generate periodic sequences of varying lengths and transition
densities to simulate the input data stream to the CSG Encoder. The
modulo-two sum of the PN-Sequence and the simulated input data is
calculated. This modulo-two sum represents the output data stream
of the CSG Encoder. All three sequences are printed and the total
number of transitions for each is determined and printed.
The program will also determine for the output sequence the run
lengths for all bits of the same value and the order of their occurrence.
This information is stored and printed in two groups, one for the all
zeros case and the other for the all ones case. Examination of these
two groups permits a determination of whether the output sequence
satisfies the required transition density.
The status of the requirement of one transition every sixty-four
bits is determined b_- simply checking the number of bits per run in each
group. The second requirement of sixty-four transition within five-
hundred-twelve bits is slightly more complicated to evaluate. An
average of one transition every eight bits will satisfy this requirement.
Thus by locating all runs of length eight or greater and examining the
runs prior to and following each of these, a determination concerning
this requirement can be made. Note the output sequence alternates
between the two groups. The question of which group to start with, zeros
or ones, depends upon the value of the first output bit ('XOR OF THE
k-
t
GENERATED BITS'). If the bit is a one start with the "LENGTHS OF
GROUPS OF ONES" and if the first output bit is a zero start with the
"LENGTHS OF GROUPS OF ZEROS".
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iSYM PRINT% „ FORMS
2FT
N4 	 •09/08/81-12:15
1.
2.
DIMENSION	 ITRZCT ( 3.20)	 IK (3100)	 C(1500) , KC(1S00)DIMENSION	 IG(20), Ix(20s,K ( 3,31Q61
3. 1 FORP'AT(1H1)
4. 2 FORPAI(3(/))
S. C••• TTRZCT(.,.)	 IS	 1HE	 TRANSITION	 ARRAY
6. C••• IA(.)	 IS	 ARRAY	 OF	 NUMBERS	 6HGSE	 SORTING	 OF	 ONES	 AND	 ZEROS	 IS
7. C••• DESIRED.
C ••• JC(.)	 IS	 THE	 VECTOR	 CONTAINING
	
K	 OF	 ONES
	 IN	 EACH	 CROUPS
9 . C••• KC(.)	 1S	 THE	 VECTOR	 CON7AINI%G	 A	 OF	 ZEROS	 IN	 EACH	 GROUP
10. C••• IG(.)	 IS	 INITI A L	 CONDITION	 FCR	 GENERATING	 THE
	
Ph-SEQUENCE
11. C••• IX(,)	 IS	 THE	 GIVEN	 INFOG-ATI^N	 TO	 GENERATE
	
THE
	
PN-SEQUENCE
12. C••• K(1..)	 1S	 THE	 FN-SEGC:ENCE	 ARRAY
13 C••• K(2..)	 15	 THE	 INPUT	 SEQUENCE
14. C••• K(',,.)	 15	 THE	 ARRAY	 CCN7AIkTFG	 MOD-2	 SUM	 OF	 PN -SEC	 AND	 THE	 INPUT
15. C••• CC	 LCOP	 KCC	 IS	 FCR	 THE
	
NUMFER	 OF	 REPETITIONS	 IF	 IT	 IS	 DESIRED
16. Co-* TC	 HAVE	 PEPETITIVE
	 SLQUE%CFS	 61714	DIFFEkEKT	 LEK,.TH	 TO	 PE	 R[PFATED
17. C••• N	 IS	 THE	 TOTAL	 Nt'M2Ef,	 Of	 TIMES	 THAT	 THE	 PN-SF9JENCE	 ,INPUT	 SEQUENCE
1F. C••• AhD
	 "OD-2	 SU W 	 SE^.UENCES	 ARE	 RUN	 IN	 EACH	 KCC	 RJF:
19. C••• M	 IS	 TOTAL	 NUMEE^-	 OF	 POI F'TS(-ITS)	 IN	 EACH	 ARRAY
20. C- -- NLN	 IS	 THE
	
LENGTH	 OF	 SEQUENCE	 TO	 BE	 REPEATED
21. C••• NPS
	 IS	 THE
	
BIT	 NUMPE^
	 IN	 EVERY	 INPUT	 SEG	 TO	 MAKE	 THE	 PERIODIC
22. C••• SEQUENCE.
23. C•••
24. C••• DEAD
	
TOTAL
	
NUMAE Q	OF	 DESIRED	 SEQUENCES	 AND	 TOTAL	 NUMBER
25. C••• OF	 EITS	 IN	 EACH	 SEQUENCE
26. C•••
27. CO	 1000	 KCC 21.1
1 28. K1=KCC-1
1 29. KE=^••K1
Q: hlh=1(24/KE
11 NPS=130
1
1
32.
33. 10
kFAD(5
	 10)	 N,M
FON"AT^2I5)
1 34. NP=N1 35. 112=11171 36, w'R17E(t,1)
1 37. 1.RITE(6	 15)	 N P S ,NLN
1 3F. 15 FOk'"ATH Ox,2GHSTARTING
	
POINT	 AT	 .110,10X,31HLENG7H OF	 THE	 SEQUEN
1 39. *CE	 EQUAL	 1110.//)1 40. C•••
1 41. C••• 6RITE	 OUT	 TOTAL	 NUMBER	 OF	 SEQUENCES	 AND THEIR	 BITS
1 r2. C•••
1 43, W;ITE(6	 20)	 N.M
1 44. 20 FORE'AT(IHC,15x,2HN-,15.10x,2HM =.15)
1 45. C•••
1 46. C••• READ
	
AND
	
WRITE
	
INPUT	 NUMBERS	 TO	 GENERATE	 THE	 PN-SEQUENCE
1 47. C•••
1 4?. DO	 T O	 I=1	 N
2 4f^. READ(5,403	 IG(I),Ix(l)
2 50. 30 CONTINUE
1 51. 4^ FORPAT(205)
1 2. DO	 '0	 I=1,N
2 53. waITE( t,60)
	 IG ( I),Ix(I)
2 54. SO CONTINUE
1 55. 6^ fORMAT(15x,3HIG=,05,15x,3HIx3,05)
1 5A. C•••
1 S' C••• Ih	 THE	 FOLLONIKG	 LOOP	 RANDOM	 NUMPER	 SEQUENCES	 ARE	 GENERATED
1 58. C ••• THE I c	 YGR	 PITH	 PN - SEQUENCES	 ARE	 FOUND	 AND. ALL	 SEQUENCES
1 54. C••• AFE
	
PNINTED	 OUT.	 TOTAL
	
h'jrFE R 	 OF	 TRANSITIONS	 FOR	 EACH
1 60. C••• SkQU r NCE
	
IS	 FOUND	 AND	 ARE
	
PUT	 IN	 ARRAY	 ITRICT	 FOR	 FUTURE
1 61 C••• USE	 AND PRINTOUT
1 62. C•••1 63. hC =1
1 64. CALL	 PNSEQ(IG,IA,M,ftC,K)
1 65. IRO:=1
1 t+5. kRI7E (6 e 80)
1 67. 80 FORMAT('1',/////,1uX.'••• 	 2I7S	 GENERATED	 6Y	 THE	 FIRST	 METHODE	 •••
1 6°. ')
1 69. CALL	 WRETER(I°OW,K)
1 70. CALL	 TRANS(1,K,17RZCT,NC,M)
1
2
71.
72.
D:l
	 110	 k C = 1 thCALL	 FTRANDIK,M,NC)
2 73. CALL	 RNCYCL(NPS,NLN,K,M)
ORlG!h^.L r-AGE IS
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74. CALL	 AMOD2(K,M)
75. IRON=276, WRITE(C	 9 Q )
77. 90 FOFMATE'1',/////,10X,'+++
	 E?ITS
	
GENERATED
	
USING
	
RANDOM	 NUMBERS+^•
78. •	 ')
79. CALL	 HRITER(IROH,K)
80. IROu=3
81. rRITE(6	 100)
82. 100 FOR1407I'1'1/////IICX,'++•	 XOR	 OF	 THE
	
GENERATED	 BITS	 •+^')
E3. CALL	 HRITER(1ROH,K)
84. CALL
	
TRANS(2,K,ITRZC7,NC,11)
85. CALL
	
7FANS(3,K,ITRZCT,NC,M)
66. 110 CONTINUE87. 6RITE(6,1)
8e. wRITE(ttt120)
89.
90.
120 FOF"A7l10X	 22MPk-SECUFNCE	 TSANSITION	 10X,2(HRANDOM	 SEQUENCE	 TRANSI
•TIO'+	 10x,21HOUTPUT SEQUENCE
	
7RAN SI116 N)
91. 111	 1 = 1Do	 N
92. ITFZCT(I	 15=1)ITRZCT(1
93. 6RITE(ttU 0)	 I7FZCT(i.I),IToZCT(2,I),I7RZCI(3.I)
94. 133 COATINUI
95. 140 FORWAT (IND,17X,15,31X,15,31X,15)
96.
97.
DO	 15C	 I=1	 M
=K(3
	 1)IK(I)
98. CALL	 SORTt1K,M,M2,JC,KC,LC,MC)99. 150 CPhTIKUE
1CO. h"X=MAXO(LC,MC)
101 . nMX =Nrx -1
102. .RITE (6	 1)
10'_. b.R1TE(t	 170)
104.
105.
170 FOR"AT(iOX	 35HT RESE	 ARE	 LENGTHS	 OF	 GROUPS	 OF	 ONES///)T6 R I	 E ( C
	 1E6)	 (JC( I),I=1,hrx)
106. 180 FOR`ATd5(14.1H,))
107. L Q 1 7 E (6 .2)
toe. 60I TE (6	 190)
10^.
11
19C ro- N A7(lox 3SNTHESE
	
ARE
	
LENGTHS
	 OF	 GROUPS	 OF	 ZEROS///)
.p17E(tI 206) 	 (KC(I),I=
111. 200
1,NMX)
FOF`'AT((5(I4,1H,))
112. 1000 CONTINUE
11'_. 6RITE(6,1)114. STOP
115. ENE
116. SUE POUTINE
	
PNSEn ( IG.IX,r,NC,K)
117. DIMENSION	 1G(2O),1x(20),K(3,3100)
118. C•••
119. C... THE
	
PNSEO	 SU F RCUTINE	 HILL	 GEFFR47E	 A	 SET	 OF	 PSruDO-RANDOM
120. C••• FITS.	 IN	 THIS	 MOUTINE	 SU°FUNCTION	 SITS	 FRO M 	THE	 LIEERARY
121. C••• OF	 UNIVAC	 1100
	
HAS
	
DtEN	 UTILIZED
122. C•••
123. n6 =M
124. NTP=NC
125. IHG,D= IG(NTP)126. 1.0
12'1. 1G(NTP)-IG(NTP)•2
12P. 10 IS(' Ts')=1G(NT P ) /2
129. 1=1 -1
130. IF (1.0T.M6)	 GO	 TO	 20
111.
137,
K(1
	 1) =r ITS(1'(NT p )	 36	 1)1F(11,r,T.1).A`.u.(IGINT^). EO.IHOLD ))	 GO	 TO	 20
IA. IFtr (i.TP,1).EO.^)	 GO	 70	 1C
134. I6(r.TP)=XOR(1S(N7P),IX(P:7P))
135. CO	 TO	 10
135. 20 (ChTINUE1 37. RETLRN
1.)e. END
tr^
^t
.	 1
1
^ I	1
1
1
1
1
1
1
1
1
1
1
	
}}9.	 SUBROUTINE	 IT R( ROW,K)
	
1t0.	 DIMENSION K(3 ,MOO
	11.1.	 C•-•
14-^. C• THISESSB
ROU71NE	 WRITES	 OUT A	 SET	 Of	 GENERATED RANDOM
-•
144. C••• IROi. = 1	 FOR	 PN - SEQUENCE
14". C*••IRCW=2	 FOR	 INPUT	 SEQUENCE
146. C•-• IROW = 3	 FOR	 MOD-2
	
SUM
147. C--•
148. JLINEwO
149. DO	 10	 IOUTR1,31
150. NP=IOUT+100
151. NT-((LOUT- 1)*10^_)+1
152. 6RI1E(t,20)	 (K(1ROW,L),LmN7,NP)
153. JLINE=JLINE•1
154. IF(JLIKE.LE.23)	 GO	 TO	 10
155. 10 CONTINUE
156, 20 FORWAT(1H	 ,//17x,100(I1))
157. RETURN
158. END
159. SUBROUTINE	 TRAN!(JB,K,ITRZCT,NC,M)
160. DIMENSION	 K(3,310C),KK(31CO),ITRZCT(3,20)161. C•-•
162. C•-- THIS	 SUFROUTINE	 FP:DS	 THE	 TOTAL	 NUMLER	 OF	 TRANSITIONS
163. C - • - IN	 ANY	 SEQUENCE	 CF	 BINARY	 KUleERS
164. C - - • ITR.Cl(1,.)	 IS	 FCR	 P1j	 SEQUENCE
IV. C• - - ITRZ(1 (2,.)	 IS	 FCR	 IF. PUT	 SEQUENCE
166. C• •- IIAZCT(3..)	 IS	 FCR	 MOD-2	 SUM
16 7 . C••^
16E. ITZ=O
169. 00	 Ic	 I = 1	 n
170. KK(I)=K(J4ml)171. 10 CONTINUE
172. DO20	 1*2,A
173. 11.1-1
174. IF(KK(I).EQ.KK(I1))	 GO	 TO	 20175. I72=ITZ•1
176. ITRZCT(J6,NC)=ITZ177. 20 CONTINUE
17?. RETURN
179. END
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ICO. SUP ROUTINE	 9T AA40(K,R,NC)
181. DIMENSION	 1((3,3100)
1V2. C-•-
193. Co ­ THIS	 SUBROUTINE	 GENERATES	 A	 SET	 OF	 PSEUDO - RANDOM	 BITS
184. C --• IN	 COO P ERATION	 WITH	 SUBROUTINE	 RAND
185. C---
186. N-T'^573951373
187. N=N/NC
188. DO	 10	 J=1	 M
18 0 . CALL	 iANDIR.N)
190. RxR .2
191. IPIT.Q
192. K(2,J )-IBIT
193. 10 CONTINUE
194. RETURN
195. END
1
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196. SUBROUTINE
	
RAND (R,N)
197. C•..
195. C••• THIS	 SUBROUTINE	 GENERATES
	
A	 SET OF	 RANDOM NUMBERS199. C•••
200. LK=315227
r 20
2
1. N •N•LK
r 201.
RN
R
RN
204. Rr-AE.S ( R)
205. RETURN
206. END
207. SUBROUTINE	 RNCYCL(NPS,NLN	 K,M)
20°. DIrENSION	 K(3,3100),KOK(1124)
205. C•••
21C. C••• THIS
	 SUBROUTINE	 ^IIL	 TAKE	 RANDOM SEQUENCE	 GENERATED	 BY
211. C ••• ETRAND
	
ANC
	
STA R TING	 AT	 POINT	 NPS IN	 THE	 SEQUENCE	 CHOOSES
212. C••• NLN	 PITS	 OF	 THE	 SEQUENCE	 AND	 PUTS IT	 IN	 ARRAY	 KOK
213. C••• THEN	 STARTS
	
TO	 RErRI7C
	
THE	 ARRAY K	 KITH	 THE	 NCY • 	OF	 NLN
214. Co- FITS	 PERIODIC
	 SEQUENCES.	 SC	 IN	 THIS OPERATION'	 ORIGINAL
215. C••• SEQUENCE
	 K(2•I),1.1,2....N	 IS COMPLETELY	 LOST.
216. C•••
217. NPNL-NPS•NLN-1
218. NCY=IFIX(M/NLN)
219. NCYI=NCY•1
220. fiNCY-NCY•NLN
722.
DO	 10	 I-NPS,NPNL
1 I1=I-NPS•1
1 223. KOK(I1)=K(2,I)
1 224. 10 CONTINUE
225. DO'C	 J=1,NCY1
1 226. DO	 70	 1=1	 NLN
2 227. IJ=I•(J - 15,LN
2 22P. K(2 ,I J)=KCK(I)
2 221. 1F(1J.EQ.M)	 GO	 TO	 40
2 230. 20 CONTINUE
1 231. 30 CON71NUE
232. 4C CONTINUE
233. RETURN
234. END
235. SUBROUTINE AM002(K M)
236. DIMENSION K(3,31001
237. C•••
23%.	 C -THIS G OUTINE FINDS MOD-2 SUM CF ANY TWO BINARY NUMBER
239. C••• IN Psi ANC INPUT SEQUENCE
240. C•••
1	 21.1;	 DO 10 I = 1 ,M
1	 243.	 K(3,I)=xOR(K(1,J),K(2.I))
1	 244.	 10	 CONTINUE
245. RETURN
246. END
247. SUBROUTINE SO R T CIA } NP N p 2 ,J C•KC LC,MC )
248. DIMENSION IA(NP),K`(N^2),JCENP2^
244•	 C•••
250.	 C ••• THIS SUBROUTINE WILL SORT ONES AND ZEROS IN ANY PINARY SEQUENCE
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1.
^2.
C••• BY STARTING	 FROM	 FIRST	 BIT	 AND COUNTING UNTIL	 DIFFERENT	 DIGIT	 SHOWS
C ••• AND	 THEN	 FIND	 THE TOTAL	 NUMBER OF	 ONES	 AND	 ZEROS	 IN	 EACH
253. C••• GROUP,PUT	 THEM	 IN ARRAYS	 JC(fOR ONES)	 AND	 KC (FOR	 ZEROS)
254. C••• LC	 IS	 TOTAL
	 NUF'BFR Of	 GROUFS
	 OF ONES
5. C*** MC
	 1S	 TOTAL
	 NUMBER Of GROUPS
	 OF ZEROS
256 .•.
257. J=0
M. K =0
259. LC-1
260. MC=1
261. 00	 1000	 I n 1,NP
1 262. 1F(]A(I).EO.0)	 GO TO 20
1 263. IF(K.EG.0)
	 GO	 TO 10
1 264. KC(MC) n K
1 265. FsC=MC*1
1 266. K=0
1 267. 10 CONTINUE
1 268 . J=J •
1 269. IF(I.LT.NP)	 GO	 TO 1000
1 270. 20 CONTINUE
1 271. 1F(J.EE0.0)
	 GO	 TO 30
1 272. JCILC)rJ
1 273. LC=LC*1
1 274. J=0
1 275. IF( I.EO.NP)
	 GO	 TO 1000
1 276. 30 CONTINUE
1 277 . K=K •1
1 276. IF(I.EO.NP)	 KC(r+C) n K
1 279. 1000 CONTINUE
280. RETURN
281 . END
END	 FTN 718	 I F ANK	 20260	 DBANK
ENTERING USER PROGRAM
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APPENDIX B
SPECIFICATION DOCUMENT FOR PN COVER SEQUENCE
GENERATOR EN,'*DER/DECODER
1.0 Introduction
This Statement of Work (SOW) is to establish the requirements for
the definition and fabrication of Cover Sequence Generator (CSG) encoders
and decoders and associated cabling hardware for utilization in Spacelab.
The encoder shall be utilized in the interface between the Spacelab
HRM 2Mbps output and the Orbiter RU-band signal processor to format the
bit stream to ensure minimum bit transition density.
The decoder shall be utilized in the interface between ground
station receivers and HRDM(s) to restore the reformatted data to the
non-encoded configuration and tc resolve output bit ambiguity.
2.0 Scope
The contractor shall provide the necessary effort to define and
fabricate:
(a) CSG encoders and associated cabling and hardware both for the
Spacelab module and pallet modules.
(b) CSG decoders for implementation and integration into:
1. ATE at RSC
2. SLDPF at GSFC
3. POCC at JSC
The contractor shall provide the necessary effort to support the High
Data Link Test scheduled at JSC - April 1982 by having available a
CSG encoder/decoder qualification unit set and providing engineering and
test support.
The contractor shall prepare and maintain a schedule plan which imple-
ments this SOW.
3.0 Deliverables
One (1) Set of Documentation
One (1) CSG E/D Qualification Set
Two (2) CSG Encoders
Three (3) CSG Decoders
Associated Hardware and Cabling
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4.0 Specifications
The units shall be manufactured in accordance with Spacelab
flight and GSE requirements. The quality program shall be in
accordance with NHB 5300.4(1C). Functional characteristics shall
be in accordance with Appendix B.1.
5.0 Acceptance
Acceptance tests will be performed at the contractor plant. The
acceptance data package will be provided to NASA for review and
approval. The review by NASA will be completed with 30 days of submittal.
6.0 Reviews
Design and development reviews shall include but not be limited to
the following:
PRR
PDR
CDR
Acceptance Review (AR)
The contractor will present additional reviews as required.
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APPENDIX B-1
COVER SEQU34CE GENERATOR ENCODER/DECODER
PRELMNARY SPECIFICATION
1.0 Scope
This appendix defines the preliminary requirements for design of
the CSG Encoder/Decoder elements and will be used as the basis for
development of the part 1 CEI Detail Specification (CM-04).
1.1 Purpose and Description
The Cover Sequence Generator Encoder serves the purpose of
reformatting :he Spacelab HRM 2MBPS serial bit stream in order to
satisfy dr . handling constraints for minimum bit transitions density.
The CSG Encoder will be physically located on board the Spacelab
vehicle and will be functionally located between the Spacelab HRM
2 MBPS output and the Orbiter KU Band Signal Processor (KUSP).
A complementary decoder shall be utilized to restore the
reformatted data to the non-encoded configuration. The decoder shall
be functionally located in the interface between the ground station
receiver and the HRDM.. Figure B.1 illustrates the functional location
of the encoder and decoder units. Figute^&Z illustrates the portion of
the data stream to be reformatted and the portion of the data stream
which is not to be reformatted. Note that use of the frame synchroniza-
tion pulse generated by the HRM is necessary to turn the CSG Encoder
on and off at the proper time. Note further that either the synthesis
of the frame synchronization pulse or use of such a pulse from the HRDM
will be necessary in the decoder. Furthermore, because of possible
phase inversion of the data stream (including the frame synchronization
word), the synthesis of the frame synchronization pulse i f necessary
will require a frame synchronization pattern or the inverted frame
synchronization pattern. If ho wever, the HRDM supplies the frame
synchronization pulse it will t-ke the possibility of inverted data
into account.
The CSG encoder/decoder consists basically of a PN sequence which
is derived using a 13th order polynomial. The sequence so generated is
truncated to 3040 bits to match the data stream between frame
synchronization pulses.
F
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Figure B.1
f
CSG	 I	 I	 RU BAND
HRM
ENCODER I	 I TRANSMITTER
a) CSG Encoder Functional Location
GROUND STATION I	 I	 CSG
HRDM
RECEIVER	 I	 I DECODER
b) CSC Decoder Functional Location
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A printout of the desired 3040 bit sequence will be furnished to
the contractor by the contracting agency. Figures B.3 and B.4 illustrate
the functional properties desired for both the CSG encoder and decoder.
These diagrams are provided for the purpose of enhancing the communication
of the concept of the CSG encoder and decoder.
IN NO WAY ARE THE FIGURES ^1.3 AND B.4 IYMWED OR SHOULD BE CONSTRUED
TO BE RECOMMENDED DESIGN APPROACHES.
The basic system requirements are:
For the Cover Sequence Generator (CSG) Encoder
1. Data input shall be NRZ-L from the HRM formatter varying
discretely at a rate between 125 RBPS to 2 MBPS. The encoder shall
utilize a frame synchronization pulse from the HRM to turn the PN
encoder on and off.
2. Only HRM 2 MBPS data tine (Data rates vary from 125 HBPS
2 MBPS) :jrmatted data will be CSG encoded.
For the Cover Sequence Generator (CSG) Decoder
1. If no HRM frame synchronization (nominal 2 MBPS data rate)
word occurs in the data stream from the bit synchronizer the data shall
be passed on unaltered.
2. For HRM 2 MBPS formatted science data with proper frame
synchronization word the data outputs phase will be unaltered and the
cover sequence removed.
In Figure B.4 the Timing Gate and the Time Coincidence Gate serve
the purpose of determining that the clock and frame sync are indeed a
2 MBPS rate rather than a higher rate. The hold portion of the Time
Coincidence Gate is to activate the cover sequence generator for a
major portion of a frame.
It should be noted that the frame synchronization detector pootion
of the CSG decoder must contain capability for and follow the same frame
synchronization search, acquire and maintenance mode protocol as that
specified in the HRDM specifications.
These following statements describe the basic HRDM frame
synchronization operation and frame synchronization pulse location.
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1. Frame synchronization is achieved by searching for two
consecutive frame synchronization words. Whe:, the first word is
recognized the 4 bit ID count is set in a couutLt. This count is then
updated by 1 count and upon receipt of the next frame synchronization
word the new 4 bit ID count is compared to the updated count and if
there is agreement frame synchronization is achieved.
At this time a pulse is generated (from high to low) which
lasts for one bit time during the 32nd bit of the frame synchronization
word.
The data that is received during these two frame synchronization
words is discarded.
2.0 Requirements
2.1 Performance
2.1.1 CSG Encoder
The CSG Encoder will reformat the 2 MBPS HM serial bit stream with
the following constraints.
a. The probability of not having at least one transition in 64
bits shall be 5.4210108 x 10 20 or less
b. The probability of not having 64 transitions in 512 bits
shall be 1.945+ x 1071 or less
c. The combined failure probability shall be 2.434 X10-17
or less
d. The reformatted data stream shall not increase or decrease
the information rate
e. The reformatted data shall be compatible with the existing
BCH code
f. The mechanization of the PN cover encoder shall have a minimal
impact on the existing system
g. Source voltage for the PN cover encoder will be provided by
a 28 volt input DC to DC converter
h. There shall be no increase in RF bandwidths
i. The HEM sync word shall be unaffected by the CSG sequence
J. There shall be no error propagation due to the use of the CSG
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k. The recommended 13th order polynomial sequence is
g(x0 - 1 + x9 . x10 + x12 + x13 which shall be truncated to
a 3040 digit data stream
1. The CSG shall pass through any data without an HRM frame
sync undisturbed
m. The CSG shall ignore any frame sync pulse signal that
indicates a total data race ireater than 2 MBPS
n. Parts for the CSG shall be EEEE.
2.1.2 CSG Decoder
The CSG Decoder will reformat the 2 MBPS HRM data streams with
the following constraints:
a. The CSG Deooder shall pass data without HRM frame sync (normal
or complementary) undisturbed
b. The CSG Decoder shall pass NRZ-S, NRZ-M and Bi-^ data
undisturbed, assuming basic NRZ-L compatible logic levels
c. The CSG Decoder shall have the capability to recognize both
normal and complementary HRM frame sync. (If available the
CSG Decoder may substitute a frame synchronization pulse
From the HRDM in lieu of generating this information within
the Decoder itself. The availability of this frame synchroni-
zation pulse from the HRDM must b,^ resolved between the
contractor and the contracting NASA agency.)
APPENDIX C
A STUDY OF HIGH DENSITY BIT TRANSITION
REQUIREMENTS VERSUS THE EFFECTS ON BCH
ERROR CORRECTING CODING
A Monthly Progress Report
Covering the Period
November 1, 1980 - November 30, 1980
Submitted to:
George C. Marshall Space Flight Center
National Aeronautics and Space Administration
Marshall Space Flight Center, Alabama
35812
Submitted by:
Mississippi State University
Engineering and Industrial Recearch Station
Department of Electrical Engineering
Mississippi. State, Mississippi
39762
Principal Investigator: Frank Ingels
Associate Investigator: William 0. Schoggen
Contract No. NASS-33887
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A STUDY OF HIGH DENSITY BIT TRANSITION
REQUIREMENTS VERSUS THE EFFECTS ON BCH
ERROR CORRECTING CODING
Work Summary
Period: (November 1, 1980 to November 30, 1980)
A meeting was held nt NASA-MSFC on November 10, 1980. Participants
were Mr. David Mann (MSFC), Mr. Ellington Pitts (MSFC), Miss Virginia
Johnson (MSFC), one representative from MDTSCO, Mr. W. 0. Schoggen (MSU)
and Dr. F. Ingels (MSU). The purpose of th* meeting wee to discuss
the latest requirements on the System to be implemented for achieving
a high density bit transition data stream for the 2 MBPS HRM formatted
science data.
The requirements are:
For the Cover Sequent,: Generator (CSG) Encoder
1. Data input shall be NRZ-L from the HRM formatter. However,
the encoder shall pass NRT-S, h'kZ-M or Bi-^ data streams in unaltered
fashion as long as they have proper logic levels (that is logic levels
compatible with the HRM NRZ-L data).
2. The encoder shall pass unaltered data streams of 2 MBPS which
emanate from the system other than from the HRM formatter. These data
streams will not contain a frame synchronization pattern aimilar to
that of the HRM 2 MBPS formatted science data.
3. Only HRM 2 MBPS formatted data will be CSG encoded. If the
HRM formatted data is being trap:­ .tted at a faster rate it shall not
be encoded.
For the Cover Sequence Generator (CSG Decoder
1. If no HRM frame synchronization (2 MBPS data rate) word occurs
in the data stream from the bit synchronizer the data shall be passed on
unaltered.
2. For HRM 2 MBPS formatted science data with proper frame syn-
chronization word the data output shall be non-inverted in phase and
the cover sequence removed.
3. The decoder shall pass NRZ-M, NR%-S, or Bi-t data without
alteration. It is assumed that these data streams will have LC,;Apatible
logic levels with the HRM 2 MBPS formatted science data stream.
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The CSG Encoder block diagram is illustrated in Figure C41." The
CSG Decoder block diagram is illustrated in Figure 'C..2.
In Figure 2 the Timing Gate and the Time Coincidence Gate serve
the purpose of determining that the clock and frame cync are indeed a
2 MBPS rate rather than a higher rate. The hold portion of the Time
Coincidence Gate is to activate the cover sequence generator for a
major portion of a frame.
After recognition of a frame synchronization word the 4ID bits
of the frame synchronization pattern are encoded to provide a 4 bit
pattern for the decoder to use for determining that the cover sequence
has actually been added to the data stream.
The design is fail safe in that the HRM 2 14BPSformatted data will
pass through unaltered if the Encoder fails to activate the CSG, however,
in this event the data stream is not guaranteed to contain a sufficient
bit transition density.
In Figure C.2 the double frame synchronization word detectors suffice
to determine if the data stream enamating from the bit synchronizer is
in non-inverted or inverted phase. In the case of the inverted phase
the data stream is reinverted automatically. The 4ID bits are checked
for the presence of the cover sequence and if it is present and if the
Time Coincidence Gate agrees that the data stream is a 2 MBPS rate
then the cover sequence generator is activated.
The 4 Bit Delay is necessary for inspection of the 4ID bits
prior to activation of the cover sequence generator.
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